IBM Debuts Sub-1 nm Chip
Analysis based on 16 articles · First reported Jun 25, 2026 · Last updated Jul 13, 2026
This breakthrough by IBM is expected to significantly impact the semiconductor industry by pushing the limits of chip scaling, leading to more powerful and energy-efficient devices. This could drive innovation in AI and cloud infrastructure, potentially increasing demand for IBM's related services and products.
IBM has unveiled the world's first sub-1 nanometer chip technology, featuring a revolutionary 0.7 nm transistor architecture called 'nanostack'. This new design packs nearly 100 billion transistors onto a fingernail-sized chip, offering up to 50 percent more performance or 70 percent greater energy efficiency than IBM's 2 nm chips. The nanostack architecture, a three-dimensional, nanosheet-based design, allows for vertical stacking and staggering of transistors, optimizing performance and power efficiency. This innovation is projected to extend logic technology beyond the 1 nm node, advancing angstrom-level scaling and providing a roadmap for future semiconductor development for at least a decade. IBM is also forming Anderson, a quantum foundry, to further its leadership in quantum computing and semiconductor manufacturing, aiming for production of nanostack technology within the next five years.
Set up alerts, explore entity relationships, search across thousands of events, and build custom intelligence feeds.
Open Dashboard